• start
  • proteus
  • utstyr
  • bøker
  • skolesider
  • kontakt oss

  • Proteus VSM for TI MSP430

    Proteus VSM for MSP430 contains everything you need to develop, test and virtually prototype your embedded system designs based around the popular MSP430 series of microcontrollers from Texas Instruments. The unique nature of schematic based microcontroller simulation with Proteus facilitates rapid, flexible and parallel development of both the system hardware and the system firmware. This design synergy allows engineers to evolve their projects more quickly, empowering them with the flexibility to make hardware or firmware changes at will and reducing the time to market. Proteus VSM is discussed in more detail here.

    Purchasing Options

    Each purchase of the Proteus VSM products includes a professional copy of the ISIS schematic capture package, the VSM simulation engine with industrial grade virtual instrumentation and literally thousands of embedded peripheral models (Nytt vindu). The system can be further upgraded by adding graph based simulation and PCB layout modules.

    If you wish to add PCB Layout or other processor families to your purchase please visit the commercial price list or contact us to further discuss requirements.

    Technical Information

    MPS430 Variants

    • MSP430C1101, MSP430C1111, MSP430C1121, MSP430F1101.
    • MSP430F2001, MSP430F2011, MSP430F1111, MSP430F1121.
    • MSP430F2101, MSP430F2111, MSP430F2121, MSP430F2131.

    Model Features

    • The entire instruction set.
    • Supports all port and other I/O pin operations.
    • Supports all counter/timers including seperate prescalers, capture compare and PWM modes.
    • Supports watchdog timer.
    • Supports serial U(S)ART.
    • Supports Analogue-to-Digital Conversion (ADC) and analogue comparator modules in all modes.
    • Supports all internal and external interrupt modes.
    • Supports internal and external code, data and EEPROM memory inc. code protection and data persistence.
    • Internally generated processor clock for performance. Event timing accurate to one clock period.
    • Allows disassembly of code when no or limited debug information available.
    • Provides internal consistency checks on code (e.g. execution of invalid op-codes, illegal memory accesses, stack overflow checking, etc.).
    • Fully integrated in to the VSM source level debugging system.
    • Fully integrated into the Proteus Diagnostic Control System.

    Model Limitations

    • No significant functional limitations.

    Compiler support

    Proteus VSM models will fundamentally work with the exact same HEX file as you would program the physical device with. However, far more debugging information is available when using a compiler to write the firmware and providing these object files to Proteus in place of the HEX file provides a much richer working environment. More information on supported compilers can be found here.